Ansys|91国内精品视频|Matlab|91国内精品久久久|R语言培训课程班-91国内精品久久-曙海培训深圳成都南京苏州杭州

 IC Compiler 1 培訓(xùn)

• Perform data setup, which includes loading required synthesis and physical data, creating a Milkyway design library, and applying common timing and optimization controls
• Create a non-hierarchical chip-level floorplan that will be routable and will achieve timing closure
• Perform placement and related optimizations to minimize timing violations, congestion, and power
• Analyze congestion maps and timing reports
• Perform pre-CTS power optimization
• Perform clock tree synthesis
• Analyze clock and timing results post-CTS
• Route the clock nets
• Execute a Zroute-based signal routing flow, with concurrent via doubling and antenna fixing
• Analyze and fix physical DRC and LVS violations
• Perform functional ECOs
• Perform chip finishing steps
• Generate output files required for final validation/verification

        1、培訓(xùn)過(guò)程中，如有部分內(nèi)容理解不透或消化不好，可免費(fèi)在以后培訓(xùn)班中重聽(tīng)；
        2、培訓(xùn)結(jié)束后,授課老師留給學(xué)員聯(lián)系方式,保障培訓(xùn)效果,免費(fèi)提供課后技術(shù)支持。
        3、培訓(xùn)合格學(xué)員可享受免費(fèi)推薦就業(yè)機(jī)會(huì)。

IC Compiler 1 培訓(xùn)

課程內(nèi)容：